Sciweavers

1077 search results - page 189 / 216
» Hardware code generation from dataflow programs
Sort
View
IISWC
2006
IEEE
15 years 7 months ago
Comparing Benchmarks Using Key Microarchitecture-Independent Characteristics
— Understanding the behavior of emerging workloads is important for designing next generation microprocessors. For addressing this issue, computer architects and performance anal...
Kenneth Hoste, Lieven Eeckhout
EMSOFT
2007
Springer
15 years 7 months ago
WCET estimation for executables in the presence of data caches
This paper describes techniques to estimate the worst case execution time of executable code on architectures with data caches. The underlying mechanism is Abstract Interpretation...
Rathijit Sen, Y. N. Srikant
GECCO
2005
Springer
163views Optimization» more  GECCO 2005»
15 years 7 months ago
Benefits of software measures for evolutionary white-box testing
White-box testing is an important method for the early detection of errors during software development. In this process test case generation plays a crucial role, defining appropr...
Frank Lammermann, Stefan Wappler
ISCA
1998
IEEE
108views Hardware» more  ISCA 1998»
15 years 5 months ago
Pipeline Gating: Speculation Control for Energy Reduction
Branch prediction has enabled microprocessors to increase instruction level parallelism (ILP) by allowing programs to speculatively execute beyond control boundaries. Although spe...
Srilatha Manne, Artur Klauser, Dirk Grunwald
ISCI
1998
82views more  ISCI 1998»
15 years 1 months ago
The ParaStation Project: Using Workstations as Building Blocks for Parallel Computing
The ParaStation communication fabric provides a high-speed communicationnetwork with user-levelaccess to enable e cientparallel computing on workstation clusters. The architecture...
Thomas M. Warschko, Joachim M. Blum, Walter F. Tic...