Sciweavers

1077 search results - page 60 / 216
» Hardware code generation from dataflow programs
Sort
View
133
Voted
DSN
2007
IEEE
15 years 5 months ago
Augmenting Branch Predictor to Secure Program Execution
Although there are various ways to exploit software vulnerabilities for malicious attacks, the attacks always result in unexpected behavior in program execution, deviating from wh...
Yixin Shi, Gyungho Lee
IPPS
1999
IEEE
15 years 6 months ago
Implementing a Non-Strict Functional Programming Language on a Threaded Architecture
Abstract. The combination of a language with ne-grain implicit parallelism and a data ow evaluation scheme is suitable for high-level programming on massively parallel architectur...
Shigeru Kusakabe, Kentaro Inenaga, Makoto Amamiya,...
ERSA
2008
145views Hardware» more  ERSA 2008»
15 years 3 months ago
Multicore Devices: A New Generation of Reconfigurable Architectures
For two decades, reconfigurable computing systems have provided an attractive alternative to fixed hardware solutions. Reconfigurable computing systems have demonstrated the low c...
Steven A. Guccione
ACSAC
2005
IEEE
15 years 7 months ago
Strengthening Software Self-Checksumming via Self-Modifying Code
Recent research has proposed self-checksumming as a method by which a program can detect any possibly malicious modification to its code. Wurster et al. developed an attack again...
Jonathon T. Giffin, Mihai Christodorescu, Louis Kr...
EMSOFT
2009
Springer
15 years 8 months ago
Clock-driven distributed real-time implementation of endochronous synchronous programs
An important step in model-based embedded system design consists in mapping functional specifications and their tasks/operations onto execution architectures and their ressources...
Dumitru Potop-Butucaru, Robert de Simone, Yves Sor...