Sciweavers

1077 search results - page 70 / 216
» Hardware code generation from dataflow programs
Sort
View
PDPTA
2007
15 years 3 months ago
Suppressing Independent Loops in Packing/Unpacking Loop Nest to Reduce Message Size for Message-passing Code
- In this paper we experiment with two optimization techniques we are considering implementing in a parallelizing compiler that generates parallel code for a distributed-memory sys...
P. Jerry Martin, Clayton S. Ferner
HYBRID
2009
Springer
15 years 8 months ago
Optimization of Multi-agent Motion Programs with Applications to Robotic Marionettes
Abstract. In this paper, we consider the problem of generating optimized, executable control code from high-level, symbolic specifications. In particular, we construct symbolic co...
Patrick Martin, Magnus Egerstedt
ACSAC
2008
IEEE
15 years 8 months ago
Execution Trace-Driven Automated Attack Signature Generation
In its most general form, an attack signature is a program that can correctly determine if an input network packet sequence can successfully attack a protected network application...
Susanta Nanda, Tzi-cker Chiueh
MICRO
1997
IEEE
141views Hardware» more  MICRO 1997»
15 years 5 months ago
Unroll-and-Jam Using Uniformly Generated Sets
Modern architectural trends in instruction-level parallelism (ILP) are to increase the computational power of microprocessors significantly. As a result, the demands on memory ha...
Steve Carr, Yiping Guan
GPCE
2005
Springer
15 years 7 months ago
Implicitly Heterogeneous Multi-stage Programming
Previous work on semantics-based multi-stage programming (MSP) language design focused on homogeneous designs, where the generating and the generated languages are the same. Homoge...
Jason Eckhardt, Roumen Kaiabachev, Emir Pasalic, K...