Sciweavers

1077 search results - page 79 / 216
» Hardware code generation from dataflow programs
Sort
View
ECBS
2006
IEEE
158views Hardware» more  ECBS 2006»
15 years 7 months ago
Automated Translation of C/C++ Models into a Synchronous Formalism
For complex systems that are reusing intellectual property components, functional and compositional design correctness are an important part of the design process. Common system l...
Hamoudi Kalla, Jean-Pierre Talpin, David Berner, L...
120
Voted
JFP
2000
163views more  JFP 2000»
15 years 1 months ago
Automatic useless-code elimination for HOT functional programs
In this paper we present two type inference systems for detecting useless-code in higher-order typed functional programs. Type inference can be performed in an efficient and compl...
Ferruccio Damiani, Paola Giannini
CAV
2003
Springer
140views Hardware» more  CAV 2003»
15 years 7 months ago
Certifying Optimality of State Estimation Programs
Abstract. The theme of this paper is certifying software for state estimation of dynamic systems, which is an important problem found in spacecraft, aircraft, geophysical, and in m...
Grigore Rosu, Ram Prasad Venkatesan, Jon Whittle, ...
MICRO
2002
IEEE
159views Hardware» more  MICRO 2002»
15 years 6 months ago
Master/slave speculative parallelization
Master/Slave Speculative Parallelization (MSSP) is an execution paradigm for improving the execution rate of sequential programs by parallelizing them speculatively for execution ...
Craig B. Zilles, Gurindar S. Sohi
PPDP
2005
Springer
15 years 7 months ago
Formal validation of pattern matching code
When addressing the formal validation of generated software, two main alternatives consist either to prove the correctness of compilers or to directly validate the generated code....
Claude Kirchner, Pierre-Etienne Moreau, Antoine Re...