Sciweavers

951 search results - page 101 / 191
» Hardware design experiences in ZebraNet
Sort
View
FPGA
2006
ACM
224views FPGA» more  FPGA 2006»
15 years 1 months ago
Flexible implementation of genetic algorithms on FPGAs
In this paper, we propose a technique to flexibly implement genetic algorithms for various problems on FPGAs. For the purpose, we propose a basic architecture for GA which consist...
Tatsuhiro Tachibana, Yoshihiro Murata, Naoki Shiba...
SOFTWARE
2002
14 years 9 months ago
EROS: A Principle-Driven Operating System from the Ground Up
certain kinds of abstraction that modern operating systems generally include and seek a design that maps directly onto the features that modern hardware implementations provide; ve...
Jonathan S. Shapiro, Norman Hardy
MICRO
1995
IEEE
102views Hardware» more  MICRO 1995»
15 years 1 months ago
Zero-cycle loads: microarchitecture support for reducing load latency
Untolerated load instruction latencies often have a significant impact on overall program performance. As one means of mitigating this effect, we present an aggressive hardware-b...
Todd M. Austin, Gurindar S. Sohi
ICCAD
2009
IEEE
87views Hardware» more  ICCAD 2009»
14 years 7 months ago
Mitigation of intra-array SRAM variability using adaptive voltage architecture
SRAM cell design is driven by the need to satisfy static noise margin, write margin and read current margin (RCM) over all cells in the array in an energy-efficient manner. These ...
Ashish Kumar Singh, Ku He, Constantine Caramanis, ...
HPCA
2002
IEEE
15 years 10 months ago
Evaluation of a Multithreaded Architecture for Cellular Computing
Cyclops is a new architecture for high performance parallel computers being developed at the IBM T. J. Watson Research Center. The basic cell of this architecture is a single-chip...
Calin Cascaval, José G. Castaños, Lu...