Sciweavers

421 search results - page 33 / 85
» Hardware efficient architectures for Eigenvalue computation
Sort
View
71
Voted
HPCA
2009
IEEE
15 years 10 months ago
Criticality-based optimizations for efficient load processing
Some instructions have more impact on processor performance than others. Identification of these critical instructions can be used to modify and improve instruction processing. Pr...
Samantika Subramaniam, Anne Bracy, Hong Wang 0003,...
EUROPAR
2008
Springer
14 years 11 months ago
Building Secure Resources to Ensure Safe Computations in Distributed and Potentially Corrupted Environments
Abstract. Security and fault-tolerance is a big issue for intensive parallel computing in pervasive environments with hardware errors or malicious acts that may alter the result. I...
Sébastien Varrette, Jean-Louis Roch, Guilla...
CPHYSICS
2010
135views more  CPHYSICS 2010»
14 years 10 months ago
An events based algorithm for distributing concurrent tasks on multi-core architectures
In this paper, a programming model is presented which enables scalable parallel performance on multi-core shared memory architectures. The model has been developed for application...
David W. Holmes, John R. Williams, Peter Tilke
RSP
1999
IEEE
128views Control Systems» more  RSP 1999»
15 years 2 months ago
3-D Floorplanning: Simulated Annealing and Greedy Placement Methods for Reconfigurable Computing Systems
The advances in the programmable hardware has lead to new architectures where the hardware can be dynamically adapted to the application to gain better performance. There are stil...
Kia Bazargan, Ryan Kastner, Majid Sarrafzadeh
DAC
2006
ACM
15 years 10 months ago
Systems for human-powered mobile computing
This article outlines several projects aimed at generating electrical energy by passively tapping a variety of human body sources and activities. After summarizing different energ...
Joseph A. Paradiso