421 search results - page 44 / 85 » Hardware efficient architectures for Eigenvalue computation |
130
click to vote
DATE
2008
IEEE
15 years 10 months ago
2008
IEEE
Modern digital signal processing applications have an increasing demand for computational power while needing to preserve low power dissipation and high flexibility. For many appl...
130
click to vote
FPL
2010
Springer
15 years 1 months ago
2010
Springer
Abstract--The second round of the NIST-run public competition is underway to find a new hash algorithm(s) for inclusion in the NIST Secure Hash Standard (SHA-3). This paper present...
167
click to vote
ERSA
2010
15 years 1 months ago
2010
Interconnect architecture is a primary research issue for emerging many-core processors. Packet switched Networks-on-Chip (NoCs) are considered key to success but since they delive...
164
click to vote
FPL
2004
Springer
15 years 7 months ago
2004
Springer
A recent trend towards integrating FPGAs with many heterogeneous components, such as memory systems, dedicated multipliers, etc., has made them an attractive option for implementin...
169
click to vote
SBACPAD
2003
IEEE
15 years 9 months ago
2003
IEEE
This paper discusses the implementation of a numerical algorithm for simulating incompressible fluid flows based on the finite difference method and designed for parallel compu...