Sciweavers

421 search results - page 64 / 85
» Hardware efficient architectures for Eigenvalue computation
Sort
View
MICRO
2010
IEEE
167views Hardware» more  MICRO 2010»
14 years 7 months ago
Erasing Core Boundaries for Robust and Configurable Performance
Single-thread performance, reliability and power efficiency are critical design challenges of future multicore systems. Although point solutions have been proposed to address thes...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Scott ...
DAC
2001
ACM
15 years 10 months ago
MetaCores: Design and Optimization Techniques
Currently, hardware intellectual property (IP) is delivered at vels of abstraction: hard, firm, and soft. In order to further enhance performance, efficiency, and flexibility of I...
Seapahn Meguerdichian, Farinaz Koushanfar, Advait ...
DAC
2002
ACM
15 years 10 months ago
A flexible accelerator for layer 7 networking applications
In this paper, we present a flexible accelerator designed for networking applications. The accelerator can be utilized efficiently by a variety of Network Processor designs. Most ...
Gokhan Memik, William H. Mangione-Smith
TRIDENTCOM
2006
IEEE
15 years 3 months ago
WiSNAP: A wireless image sensor network application platform
—Wireless networks in combination with image sensors open up a multitude of previously unthinkable sensing applications. Capable tools and testbeds for these wireless image senso...
Stephan Hengstler, Hamid K. Aghajan
ISCAS
2005
IEEE
166views Hardware» more  ISCAS 2005»
15 years 3 months ago
Extending SystemC to support mixed discrete-continuous system modeling and simulation
—Systems on chip are more and more heterogeneous and include software, analog/RF and digital hardware, and non-electronic components such as sensors or actuators. The design and ...
Alain Vachoux, Christoph Grimm, Karsten Einwich