1118 search results - page 152 / 224 » Hardware interface design for real time embedded systems |
CHI
2005
ACM
15 years 10 months ago
2005
ACM
In this paper, we describe the design of eyeView, a video conferencing system that uses participant looking behavior to determine the size of online video conferencing windows. Th...
ICCS
2007
Springer
15 years 4 months ago
2007
Springer
This paper describes a preliminary cyberinfrastructure for contaminant characterization in water distribution systems and its deployment on the grid. The cyberinfrastructure consis...
DATE
2000
IEEE
15 years 2 months ago
2000
IEEE
The paper describes the concept and implementation of a telecom emulator that features both recon gurability and high-speed processing. The emulator can be easily transmuted into ...
111
click to vote
CODES
2009
IEEE
15 years 2 months ago
2009
IEEE
Performance estimation of Multi-Processor System-On-Chip (MPa high abstraction level is required in order to perform early architecture exploration and accurate design validations...
CISIS
2009
IEEE
2009
IEEE
Designing Regular Network-on-Chip Topologies under Technology, Architecture and Software Constraints
15 years 4 months ago
—Regular multi-core processors are appearing in the embedded system market as high performance software programmable solutions. The use of regular interconnect fabrics for them a...