Sciweavers

6 search results - page 2 / 2
» Hardware support for real-time embedded multiprocessor syste...
Sort
View
ISCA
2009
IEEE
189views Hardware» more  ISCA 2009»
14 years 29 days ago
Hybrid cache architecture with disparate memory technologies
Caching techniques have been an efficient mechanism for mitigating the effects of the processor-memory speed gap. Traditional multi-level SRAM-based cache hierarchies, especially...
Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Ra...