115 search results - page 15 / 23 » Hardware synthesis from protocol specifications in LOTOS |
DATE
2006
IEEE
15 years 5 months ago
2006
IEEE
Conventional high-level synthesis uses the worst case delay to relate all inputs to all outputs of an operation. This is a very conservative approximation of reality, especially i...
149
click to vote
DATE
2006
IEEE
15 years 5 months ago
2006
IEEE
same level of system-level CAD support that is now commonplace in the IC industry.Recent advances in microfluidics are expected to lead to sensor systems for high-throughput bioche...
114
Voted
ISSS
1999
IEEE
15 years 4 months ago
1999
IEEE
This paper describes a mechanism for automatic design and synthesis of very long instruction word (VLIW), and its generalization, explicitly parallel instruction computing rocesso...
ASPDAC
1995
ACM
15 years 3 months ago
1995
ACM
- We address the problem of transforming a behavioral specification so that synthesis of a testable implementation from the new specification requires significantly less area and ...
ASPDAC
2009
ACM
15 years 6 months ago
2009
ACM
- With increasing availability of predefined IP (Intellectual Properties) blocks and inexpensive microprocessors, embedded system designers are faced with more design choices than ...