21437 search results - page 145 / 4288 » Hardware |
131
click to vote
GLVLSI
2002
IEEE
15 years 9 months ago
2002
IEEE
This paper describes a new design for a hardware accelerator to support grid-based Maze Routing. Based on the direct mapped approach of Breuer and Shamsa [3], this work refines th...
133
click to vote
CHES
2001
Springer
15 years 9 months ago
2001
Springer
Abstract. This work proposes a new elliptic curve processor architecture for the computation of point multiplication for curves defined over fields GF(p). This is a scalable arch...
181
click to vote
TACAS
2001
Springer
15 years 9 months ago
2001
Springer
In previous work we have developed and prototyped a silicon compiler which translates a functional language (SAFL) into hardware. Here we present a SAFL-level program transformati...
108
click to vote
DAC
1999
ACM
15 years 8 months ago
1999
ACM
Standard interfaces for hardware reuse are currently de ned at the structural level. In contrast to this, our contribution de nes the reuse interface at the behavioral registertra...
143
click to vote
ISSS
1998
IEEE
15 years 8 months ago
1998
IEEE
This paper presents a codesign approach which incorporates communication protocol selection as a design parameter within hardware/software partitioning. The presented approach tak...