Sciweavers

21437 search results - page 4190 / 4288
» Hardware
Sort
View
ICS
1999
Tsinghua U.
15 years 9 months ago
Software trace cache
—This paper explores the use of compiler optimizations which optimize the layout of instructions in memory. The target is to enable the code to make better use of the underlying ...
Alex Ramírez, Josep-Lluis Larriba-Pey, Carl...
ICS
1999
Tsinghua U.
15 years 9 months ago
Fast cluster failover using virtual memory-mapped communication
This paper proposes a novel way to use virtual memorymapped communication (VMMC) to reduce the failover time on clusters. With the VMMC model, applications’ virtual address spac...
Yuanyuan Zhou, Peter M. Chen, Kai Li
FCCM
1998
IEEE
169views VLSI» more  FCCM 1998»
15 years 9 months ago
Scalable Network Based FPGA Accelerators for an Automatic Target Recognition Application
Abstract Image processing, specifically Automatic Target Recognition (ATR) in Synthetic Aperture Radar (SAR) imagery, is an application area that can require tremendous processing ...
Ruth Sivilotti, Young Cho, Wen-King Su, Danny Cohe...
151
Voted
GLVLSI
1998
IEEE
124views VLSI» more  GLVLSI 1998»
15 years 9 months ago
Non-Refreshing Analog Neural Storage Tailored for On-Chip Learning
In this research, we devised a new simple technique for statically holding analog weights, which does not require periodic refreshing. It further contains a mechanism to locally u...
Bassem A. Alhalabi, Qutaibah M. Malluhi, Rafic A. ...
ROBOCUP
1999
Springer
113views Robotics» more  ROBOCUP 1999»
15 years 9 months ago
Middle Sized Soccer Robots: ARVAND
Abstract. Arvand is the name of robots specially designed and constructed by sharif CE team for playing soccer according to RoboCup rules and regulations for the middle size robots...
Mansour Jamzad, Amirali Foroughnassiraei, Ehsan Ch...
« Prev « First page 4190 / 4288 Last » Next »