17840 search results - page 3465 / 3568 » Heterogeneous Parallel Computing |
118
click to vote
HPCA
2009
IEEE
16 years 3 months ago
2009
IEEE
In a Chip Multi-Processor (CMP) with private caches, the last level cache is statically partitioned between all the cores. This prevents such CMPs from sharing cache capacity in r...
132
click to vote
HPCA
2009
IEEE
16 years 3 months ago
2009
IEEE
Decreasing hardware reliability is expected to impede the exploitation of increasing integration projected by Moore's Law. There is much ongoing research on efficient fault t...
104
Voted
HPCA
2009
IEEE
16 years 3 months ago
2009
IEEE
Several recent processor designs have proposed to enhance performance by increasing the clock frequency to the point where timing faults occur, and by adding error-correcting supp...
119
click to vote
HPCA
2009
IEEE
16 years 3 months ago
2009
IEEE
Analytical modeling is an alternative to detailed performance simulation with the potential to shorten the development cycle and provide additional insights. This paper proposes a...
109
Voted
HPCA
2009
IEEE
16 years 3 months ago
2009
IEEE
The verification of an execution against memory consistency is known to be NP-hard. This paper proposes a novel fast memory consistency verification method by identifying a new na...