5977 search results - page 988 / 1196 » Hierarchical Performance Modeling for Distributed System Arc... |
130
click to vote
EUROPAR
1995
Springer
15 years 8 months ago
1995
Springer
Much work has been done in the areas of and–parallelism and data parallelism in Logic Programs. Such work has proceeded to a certain extent in an independent fashion. Both types...
160
click to vote
HPCA
2003
IEEE
16 years 5 months ago
2003
IEEE
Originally developed to connect processors and memories in multicomputers, prior research and design of interconnection networks have focused largely on performance. As these netw...
140
Voted
ICS
2009
Tsinghua U.
15 years 12 months ago
2009
Tsinghua U.
Tiling is a crucial loop transformation for generating high performance code on modern architectures. Efficient generation of multilevel tiled code is essential for maximizing da...
127
Voted
DRMTICS
2005
Springer
15 years 10 months ago
2005
Springer
The current deployment of Digital Right Management (DRM) schemes to distribute protected contents and rights is leading the way to massive use of sophisticated embedded cryptograph...
152
Voted
ICS
2005
Tsinghua U.
15 years 10 months ago
2005
Tsinghua U.
We propose an organization for the on-chip memory system of a chip multiprocessor, in which 16 processors share a 16MB pool of 256 L2 cache banks. The L2 cache is organized as a n...