Sciweavers

365 search results - page 10 / 73
» Hierarchical analysis of power distribution networks
Sort
View
ISCAS
2006
IEEE
127views Hardware» more  ISCAS 2006»
15 years 3 months ago
On-die decoupling capacitance: frequency domain analysis of activity radius
—On-die capacitances interact with the inductance and resistance of the power distribution network to supply electrical charge. A distributed model is generally required to analy...
Michael Sotman, Avinoam Kolodny, Mikhail Popovich,...
HPCA
2009
IEEE
15 years 10 months ago
Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs
Performance and power consumption of an on-chip interconnect that forms the backbone of Chip Multiprocessors (CMPs), are directly influenced by the underlying network topology. Bo...
Reetuparna Das, Soumya Eachempati, Asit K. Mishra,...
ICMCS
2005
IEEE
109views Multimedia» more  ICMCS 2005»
15 years 3 months ago
Real-Time and Distributed AV Content Analysis System for Consumer Electronics Networks
The ever-increasing complexity of generic MultimediaContent-Analysis-based (MCA) solutions, their processing power demanding nature and the need to prototype and assess solutions ...
Jan Nesvadba, Pedro Fonseca, Alexander Sinitsyn, F...
CDC
2010
IEEE
172views Control Systems» more  CDC 2010»
14 years 1 months ago
Electrical centrality measures for electric power grid vulnerability analysis
— This paper investigates measures of centrality that are applicable to power grids. Centrality measures are used in network science to rank the relative importance of nodes and ...
Zhifang Wang, Anna Scaglione, Robert J. Thomas
ISPD
2005
ACM
126views Hardware» more  ISPD 2005»
15 years 3 months ago
Effects of on-chip inductance on power distribution grid
With increase of clock frequency, on-chip wire inductance starts to play an important role in power/ground distribution analysis, although it has not been considered so far. We pe...
Atsushi Muramatsu, Masanori Hashimoto, Hidetoshi O...