Sciweavers

2 search results - page 1 / 1
» High Efficiency Counter Mode Security Architecture via Predi...
Sort
View
ISCA
2005
IEEE
91views Hardware» more  ISCA 2005»
15 years 3 months ago
High Efficiency Counter Mode Security Architecture via Prediction and Precomputation
Weidong Shi, Hsien-Hsin S. Lee, Mrinmoy Ghosh, Che...
CF
2007
ACM
15 years 1 months ago
Accelerating memory decryption and authentication with frequent value prediction
This paper presents a novel architectural technique to hide fetch latency overhead of hardware encrypted and authenticated memory. A number of recent secure processor designs have...
Weidong Shi, Hsien-Hsin S. Lee