249 search results - page 43 / 50 » High Level Synthesis of Timed Asynchronous Circuits |
156
click to vote
SLIP
2004
ACM
15 years 9 months ago
2004
ACM
Interconnect power is dynamic power dissipation due to switching of interconnection capacitances. This paper describes the characterization of interconnect power in a state-of-the...
134
Voted
AICCSA
2008
IEEE
15 years 5 months ago
2008
IEEE
Nanodevices based circuit design will be based on the acceptance that a high percentage of devices in the design will be defective. In this work, we investigate a defect tolerant ...
126
Voted
JCNS
2010
14 years 10 months ago
2010
The early processing of sensory information by neuronal circuits often includes a reshaping of activity patterns that may facilitate the further processing of stimulus representat...
122
Voted
DAC
1997
ACM
15 years 7 months ago
1997
ACM
In this paper, we present a new hypergraph partitioning algorithm that is based on the multilevel paradigm. In the multilevel paradigm, a sequence of successively coarser hypergra...
137
Voted
VTC
2007
IEEE
15 years 10 months ago
2007
IEEE
Abstract— Discrete power allocation strategies for amplifyand-forward cooperative networks are proposed based on selective relaying methods. The goal of power allocation is to ma...