Sciweavers

2852 search results - page 104 / 571
» High Performance Architectures and Compilers
Sort
View
NIPS
2001
15 years 4 months ago
Stochastic Mixed-Signal VLSI Architecture for High-Dimensional Kernel Machines
A mixed-signal paradigm is presented for high-resolution parallel innerproduct computation in very high dimensions, suitable for efficient implementation of kernels in image proce...
Roman Genov, Gert Cauwenberghs
PPOPP
1997
ACM
15 years 7 months ago
Compiling Dynamic Mappings with Array Copies
Array remappings are useful to many applications on distributed memory parallel machines. They are available in High Performance Fortran, a Fortran-based data-parallel language. T...
Fabien Coelho
ISCAS
2007
IEEE
139views Hardware» more  ISCAS 2007»
15 years 9 months ago
VLSI Decoder Architecture for High Throughput, Variable Block-size and Multi-rate LDPC Codes
Abstract— A low-density parity-check (LDPC) decoder architecture that supports variable block sizes and multiple code rates is presented. The proposed architecture is based on th...
Yang Sun, Marjan Karkooti, Joseph R. Cavallaro
ICSE
2003
IEEE-ACM
16 years 3 months ago
A Component Architecture for an Extensible, Highly Integrated Context-Aware Computing Infrastructure
Ubiquitous context-aware computing systems present several challenges in their construction. Principal among them is the tradeoff between easily providing new contextaware service...
William G. Griswold, Robert T. Boyer, Steven W. Br...
CBSE
2004
Springer
15 years 8 months ago
Software Architectural Support for Disconnected Operation in Highly Distributed Environments
: In distributed and mobile environments, the connections among the hosts on which a software system is running are often unstable. As a result of connectivity losses, the overall ...
Marija Mikic-Rakic, Nenad Medvidovic