Sciweavers

2852 search results - page 10 / 571
» High Performance Architectures and Compilers
Sort
View
ICPPW
2006
IEEE
15 years 3 months ago
Towards a Source Level Compiler: Source Level Modulo Scheduling
Modulo scheduling is a major optimization of high performance compilers wherein The body of a loop is replaced by an overlapping of instructions from different iterations. Hence ...
Yosi Ben-Asher, Danny Meisler
IEEEPACT
2003
IEEE
15 years 3 months ago
Efficient Resource Management during Instruction Scheduling for the EPIC Architecture
Effective modeling and management of hardware resources have always been critical toward generating highly efficient code in static compilers. With Just-In-Time compilation and dy...
Dong-yuan Chen, Lixia Liu, Chen Fu, Shuxin Yang, C...
ISICT
2004
14 years 11 months ago
The design of the IPACS distributed software architecture
The IPACS-project (Integrated Performance Analysis of Computer Systems) was founded by the Federal Department of Education, Science, Research and Technology (BMBF) in the program ...
Heinz Kredel, Matthias Merz
PPOPP
2010
ACM
15 years 4 months ago
An adaptive performance modeling tool for GPU architectures
This paper presents an analytical model to predict the performance of general-purpose applications on a GPU architecture. The model is designed to provide performance information ...
Sara S. Baghsorkhi, Matthieu Delahaye, Sanjay J. P...
CASES
2004
ACM
15 years 3 months ago
A low power architecture for embedded perception
Recognizing speech, gestures, and visual features are important interface capabilities for future embedded mobile systems. Unfortunately, the real-time performance requirements of...
Binu K. Mathew, Al Davis, Michael Parker