2852 search results - page 127 / 571 » High Performance Architectures and Compilers |
104
click to vote
MICRO
1997
IEEE
15 years 7 months ago
1997
IEEE
High performance architectures depend heavily on efficient multi-level memory hierarchies to minimize the cost of accessing data. This dependence will increase with the expected i...
146
click to vote
JVM
2004
15 years 4 months ago
2004
Tools supporting dynamic code generation tend too be low-level (leaving much work to the client application) or too intimately related with the language/system in which they are u...
119
click to vote
ISCA
1995
IEEE
15 years 6 months ago
1995
IEEE
One can e ectively utilize predicated execution to improve branch handling in instruction-level parallel processors. Although the potential bene ts of predicated execution are hig...
118
click to vote
ICIP
2000
IEEE
16 years 4 months ago
2000
IEEE
VIRAM (Vector Intelligent Random Access Memory) is a vector architecture processor with embedded memory, designed for portable multimedia processing devices. Its vector processing...
121
click to vote
FPL
2010
Springer
15 years 1 months ago
2010
Springer
Heterogeneous or co-processor architectures are becoming an important component of high productivity computing systems (HPCS). In this work the performance of a GPU based HPCS is c...