Sciweavers

2852 search results - page 135 / 571
» High Performance Architectures and Compilers
Sort
View
135
Voted
DAC
2009
ACM
15 years 7 months ago
RegPlace: a high quality open-source placement framework for structured ASICs
Structured ASICs have recently emerged as an exciting alternative to ASIC or FPGA design style as they provide a new trade-off between the high performance of ASIC design and low ...
Ashutosh Chakraborty, Anurag Kumar, David Z. Pan
INFOCOM
1999
IEEE
15 years 7 months ago
Techniques for Optimizing CORBA Middleware for Distributed Embedded Systems
The distributed embedded systems industry is poised to leverage emerging real-time operating systems, such as Inferno, Windows CE 2.0, and Palm OS, to support mobile communication...
Aniruddha S. Gokhale, Douglas C. Schmidt
APCSAC
2003
IEEE
15 years 7 months ago
Simultaneous MultiStreaming for Complexity-Effective VLIW Architectures
Very Long Instruction Word (VLIW) architectures exploit instruction level parallelism (ILP) with the help of the compiler to achieve higher instruction throughput with minimal hard...
Pradeep Rao, S. K. Nandy, M. N. V. Satya Kiran
AICCSA
2006
IEEE
101views Hardware» more  AICCSA 2006»
15 years 9 months ago
Refactoring Tools and Complementary Techniques
Poorly designed software systems are difficult to understand and maintain. Modifying code in one place could lead to unwanted repercussions elsewhere due to high coupling. Adding ...
Martin Drozdz, Derrick G. Kourie, Bruce W. Watson,...
CGO
2005
IEEE
15 years 9 months ago
Optimizing Sorting with Genetic Algorithms
The growing complexity of modern processors has made the generation of highly efficient code increasingly difficult. Manual code generation is very time consuming, but it is oft...
Xiaoming Li, María Jesús Garzar&aacu...