Sciweavers

2852 search results - page 137 / 571
» High Performance Architectures and Compilers
Sort
View
126
Voted
CGO
2003
IEEE
15 years 8 months ago
Dynamic Trace Selection Using Performance Monitoring Hardware Sampling
Optimizing programs at run-time provides opportunities to apply aggressive optimizations to programs based on information that was not available at compile time. At run time, prog...
Howard Chen, Wei-Chung Hsu, Dong-yuan Chen
AADEBUG
2005
Springer
15 years 8 months ago
Code coverage testing using hardware performance monitoring support
Code coverage analysis, the process of finding code exercised by a particular set of test inputs, is an important component of software development and verification. Most tradit...
Alex Shye, Matthew Iyer, Vijay Janapa Reddi, Danie...
141
Voted
DAC
2007
ACM
16 years 4 months ago
Shared Resource Access Attributes for High-Level Contention Models
Emerging single-chip heterogeneous multiprocessors feature hundreds of design elements contending for shared resources, making it difficult to isolate performance impacts of indiv...
Alex Bobrek, JoAnn M. Paul, Donald E. Thomas
115
Voted
WSC
2001
15 years 4 months ago
An agent architecture for implementing command and control in military simulations
In models of military operations it is important to include the Command and Control (C2) process in order to achieve a realistic simulation of a military force's behaviour an...
Colin R. Mason, James Moffat
FCCM
2002
IEEE
133views VLSI» more  FCCM 2002»
15 years 8 months ago
Reconfigurable Shape-Adaptive Template Matching Architectures
This paper presents three reconfigurable computing approaches for a Shape-Adaptive Template Matching (SA-TM) method to retrieve arbitrarily shaped objects within images or video f...
Jörn Gause, Peter Y. K. Cheung, Wayne Luk