2852 search results - page 145 / 571 » High Performance Architectures and Compilers |
122
click to vote
CGO
2005
IEEE
15 years 9 months ago
2005
IEEE
Register allocation is one of the most important optimizations a compiler performs. Conventional graphcoloring based register allocators are fast and do well on regular, RISC-like...
116
Voted
IPPS
1998
IEEE
15 years 7 months ago
1998
IEEE
This paper presents results on a new approach to partitioning a modulo-scheduled loop for distributed execution on parallel clusters of functional units organized as a VLIW machin...
148
Voted
ISPAN
1997
IEEE
15 years 7 months ago
1997
IEEE
The thesis of this research is that the task of exposing the parallelism in a given application should be left to the algorithm designer, who has intimate knowledge of the applica...
123
click to vote
EMSOFT
2006
Springer
15 years 7 months ago
2006
Springer
Miniaturization of devices and the ensuing decrease in the threshold voltage has led to a substantial increase in the leakage component of the total processor energy consumption. ...
103
Voted
DAC
2005
ACM
16 years 4 months ago
2005
ACM
While the past research discussed several advantages of multiprocessor-system-on-a-chip (MPSOC) architectures from both area utilization and design verification perspectives over ...