Sciweavers

2852 search results - page 150 / 571
» High Performance Architectures and Compilers
Sort
View
ISCA
1997
IEEE
113views Hardware» more  ISCA 1997»
15 years 7 months ago
Effects of Communication Latency, Overhead, and Bandwidth in a Cluster Architecture
This work provides a systematic study of the impact of communication performance on parallelapplications in a high performance network of workstations. We develop an experimental ...
Richard P. Martin, Amin Vahdat, David E. Culler, T...
134
Voted
DAC
2002
ACM
16 years 4 months ago
Exploiting shared scratch pad memory space in embedded multiprocessor systems
In this paper, we present a compiler strategy to optimize data accesses in regular array-intensive applications running on embedded multiprocessor environments. Specifically, we p...
Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhar...
EGH
2005
Springer
15 years 9 months ago
Optimal automatic multi-pass shader partitioning by dynamic programming
Complex shaders must be partitioned into multiple passes to execute on GPUs with limited hardware resources. Automatic partitioning gives rise to an NP-hard scheduling problem tha...
Alan Heirich
113
Voted
VLSID
2001
IEEE
169views VLSI» more  VLSID 2001»
16 years 3 months ago
Optimal Assignment of High Threshold Voltage for Synthesizing Dual Threshold CMOS Circuits
Development of the process technology for dual threshold (dual Vth ) CMOS circuit has opened up the possibility of using it to reduce static power in low voltage high performance ...
Nikhil Tripathi, Amit M. Bhosle, Debasis Samanta, ...
IEEESCC
2010
IEEE
15 years 7 months ago
Towards Self-Aware Performance and Resource Management in Modern Service-Oriented Systems
Abstract—Modern service-oriented systems have increasingly complex loosely-coupled architectures that often exhibit poor performance and resource efficiency and have high operat...
Samuel Kounev, Fabian Brosig, Nikolaus Huber, Ralf...