Sciweavers

2852 search results - page 151 / 571
» High Performance Architectures and Compilers
Sort
View
DAC
2010
ACM
15 years 3 months ago
Toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression
In this paper, we propose a novel multi-mode/multi-corner sparse regression (MSR) algorithm to build large-scale performance models of integrated circuits at multiple working mode...
Wangyang Zhang, Tsung-Hao Chen, Ming Yuan Ting, Xi...
IPPS
2002
IEEE
15 years 8 months ago
Effective Cross-Platform, Multilevel Parallelism via Dynamic Adaptive Execution
This paper presents preliminary efforts to develop compilation and execution environments that achieve performance portability of multilevel parallelization on hierarchical archit...
Walden Ko, Mark N. Yankelevsky, Dimitrios S. Nikol...
134
Voted
CATA
2003
15 years 4 months ago
Implementation and Performance Evaluation of Intel VTUNE Image Processing Functions in the MATLAB Environment
Many current general purpose processors use extensions to the instruction set architecture to enhance the performance of digital image processing and multimedia applications. In t...
Phaisit Chewputtanagul, David Jeff Jackson, Kennet...
151
Voted
MOBIHOC
2009
ACM
16 years 4 months ago
Demonstration of highly programmable downlink OFDMA (WiMax) transceivers for SDR systems
In this paper, we present the architecture of a highly configurable multi-input multi?output (MIMO) orthogonal frequency division multiple access (OFDMA) platform. The platform is...
Hamid Eslami, Gaurav Patel, Chitaranjan P. Sukumar...
101
Voted
CLUSTER
2002
IEEE
15 years 8 months ago
Supermon: A High-Speed Cluster Monitoring System
Supermon is a flexible set of tools for high speed, scalable cluster monitoring. Node behavior can be monitored much faster than with other commonly used methods (e.g., rstatd). ...
Matthew J. Sottile, Ronald Minnich