2852 search results - page 154 / 571 » High Performance Architectures and Compilers |
142
click to vote
DATE
2007
IEEE
15 years 9 months ago
2007
IEEE
We are concerned with the software implementation of baseband processing for the physical layer of radio standards (“Software Defined Radio - SDR”). Given the constraints for ...
109
Voted
FCCM
2007
IEEE
15 years 9 months ago
2007
IEEE
A new platform for reconfigurable computing has an object-based programming model, with architecture, silicon and tools designed to faithfully realize this model. The platform is ...
139
click to vote
ISCA
2005
IEEE
15 years 9 months ago
2005
IEEE
Instruction set customization is an effective way to improve processor performance. Critical portions of application dataflow graphs are collapsed for accelerated execution on s...
123
Voted
ISCA
2000
IEEE
15 years 7 months ago
2000
IEEE
Speculative parallelization aggressively executes in parallel codes that cannot be fully parallelized by the compiler. Past proposals of hardware schemes have mostly focused on si...
145
Voted
CORR
2010
Springer
15 years 3 months ago
2010
Springer
The algorithms in the current sequential numerical linear algebra libraries (e.g. LAPACK) do not parallelize well on multicore architectures. A new family of algorithms, the tile a...