Sciweavers

2852 search results - page 160 / 571
» High Performance Architectures and Compilers
Sort
View
GRID
2007
Springer
15 years 9 months ago
Meeting virtual organization performance goals through adaptive grid reconfiguration
— In order for Grids to become relied upon for critical infrastructure and reliable scientific computing, Grid-wide management must be automated so that it is possible in quickly...
Zach Hill, Jonathan C. Rowanhill, Anh Nguyen-Tuong...
108
Voted
ICCAD
2005
IEEE
123views Hardware» more  ICCAD 2005»
16 years 10 days ago
Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation
Abstract— Physics offers several active devices with nanometerscale footprint, which can be best used in combination with a CMOS subsystem. Such hybrid circuits offer the potenti...
André DeHon, Konstantin Likharev
EUROPAR
1999
Springer
15 years 7 months ago
An Architecture Framework for Introducing Predicated Execution into Embedded Microprocessors
Growing demand for high performance in embedded systems is creating new opportunities for Instruction-Level Parallelism ILP techniques that are traditionally used in high perform...
Daniel A. Connors, Jean-Michel Puiatti, David I. A...
167
Voted
DAC
2012
ACM
13 years 5 months ago
Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs
Spin-Transfer Torque RAM (STT-RAM) is an emerging non-volatile memory (NVM) technology that has the potential to replace the conventional on-chip SRAM caches for designing a more ...
Adwait Jog, Asit K. Mishra, Cong Xu, Yuan Xie, Vij...
MSS
2003
IEEE
76views Hardware» more  MSS 2003»
15 years 8 months ago
A Scalable Architecture for Clustered Network Attached Storage
Network attached storage systems must provide highly available access to data while maintaining high performance, easy management, and maximum scalability. In this paper, we descr...
Jonathan D. Bright, John A. Chandy