Sciweavers

2852 search results - page 163 / 571
» High Performance Architectures and Compilers
Sort
View
119
Voted
GLOBECOM
2006
IEEE
15 years 9 months ago
Analog Multi-Tone Signaling for High-Speed Backplane Electrical Links
— Implementing a multi-tone (MT) architecture for high-speed backplane electrical links is difficult given the tight power and complexity constraints in this application. This pa...
Amir Amirkhany, Ali-Azam Abbasfar, Vladimir Stojan...
152
Voted
PADS
2006
ACM
15 years 9 months ago
Aurora: An Approach to High Throughput Parallel Simulation
A master/worker paradigm for executing large-scale parallel discrete event simulation programs over networkenabled computational resources is proposed and evaluated. In contrast t...
Alfred Park, Richard M. Fujimoto
120
Voted
OOPSLA
1998
Springer
15 years 7 months ago
Visualizing Dynamic Software System Information Through High-Level Models
Dynamic information collected as a software system executes can help software engineers perform some tasks on a system more effectively. To interpret the sizable amount of data ge...
Robert J. Walker, Gail C. Murphy, Bjørn N. ...
169
Voted
ISCA
2008
IEEE
205views Hardware» more  ISCA 2008»
15 years 10 months ago
VEAL: Virtualized Execution Accelerator for Loops
Performance improvement solely through transistor scaling is becoming more and more difficult, thus it is increasingly common to see domain specific accelerators used in conjunc...
Nathan Clark, Amir Hormati, Scott A. Mahlke
156
Voted
ICPP
1998
IEEE
15 years 7 months ago
A memory-layout oriented run-time technique for locality optimization
Exploiting locality at run-time is a complementary approach to a compiler approach for those applications with dynamic memory access patterns. This paper proposes a memory-layout ...
Yong Yan, Xiaodong Zhang, Zhao Zhang