Sciweavers

2852 search results - page 165 / 571
» High Performance Architectures and Compilers
Sort
View
IJRR
2006
171views more  IJRR 2006»
15 years 3 months ago
The Cobotic Hand Controller: Design, Control and Performance of a Novel Haptic Display
We examine the design, control and performance of the Cobotic Hand Controller, a novel, six-degree-of-freedom, admittance controlled haptic display. A highly geared admittance arch...
Eric L. Faulring, J. Edward Colgate, Michael A. Pe...
138
Voted
CCGRID
2010
IEEE
15 years 4 months ago
A High-Level Interpreted MPI Library for Parallel Computing in Volunteer Environments
Idle desktops have been successfully used to run sequential and master-slave task parallel codes on a large scale in the context of volunteer computing. However, execution of messa...
Troy P. LeBlanc, Jaspal Subhlok, Edgar Gabriel
116
Voted
VTC
2008
IEEE
110views Communications» more  VTC 2008»
15 years 9 months ago
Performance Evaluation of Satellite-Based Search and Rescue Services: Galileo vs. Cospas-Sarsat
—The European satellite navigation system Galileo is a highly promising technology with communication capabilities providing an enhanced Search-and-Rescue (SAR) service in combin...
Andreas Lewandowski, Brian Niehoefer, Christian Wi...
FPGA
2000
ACM
175views FPGA» more  FPGA 2000»
15 years 7 months ago
An FPGA implementation and performance evaluation of the Serpent block cipher
With the expiration of the Data Encryption Standard (DES) in 1998, the Advanced Encryption Standard (AES) development process is well underway. It is hoped that the result of the ...
Adam J. Elbirt, Christof Paar
FCCM
2007
IEEE
101views VLSI» more  FCCM 2007»
15 years 9 months ago
Mapping Real Time Operating System on Reconfigurable Instruction Cell Based Architectures
This paper presents the porting of an RTOS Micro C/OS-II on a novel reconfigurable instruction cell based architecture which fills the gap between DSP, FPGA and ASIC with high per...
Han Wei, Mark Muir, Ioannis Nousias, Tughrul Arsla...