Sciweavers

2852 search results - page 167 / 571
» High Performance Architectures and Compilers
Sort
View
COMCOM
2006
115views more  COMCOM 2006»
15 years 3 months ago
Energy-efficient scheduling and hybrid communication architecture for underwater littoral surveillance
There exists a high demand for reliable, high capacity underwater acoustic networks to allow efficient data gathering and information exchange. This is evidenced by significant re...
Mihaela Cardei
158
Voted
ISPASS
2010
IEEE
15 years 5 months ago
Understanding transactional memory performance
Abstract—Transactional memory promises to generalize transactional programming to mainstream languages and data structures. The purported benefit of transactions is that they ar...
Donald E. Porter, Emmett Witchel
150
Voted
ISCA
2009
IEEE
158views Hardware» more  ISCA 2009»
15 years 10 months ago
Boosting single-thread performance in multi-core systems through fine-grain multi-threading
Industry has shifted towards multi-core designs as we have hit the memory and power walls. However, single thread performance remains of paramount importance since some applicatio...
Carlos Madriles, Pedro López, Josep M. Codi...
114
Voted
ADBIS
2006
Springer
109views Database» more  ADBIS 2006»
15 years 9 months ago
Content Is Capricious: A Case for Dynamic System Generation
Abstract. Database modeling is based on the assumption of a high regularity of its application areas, an assumption which applies to both the structure of data and the behavior of ...
Hans-Werner Sehring, Sebastian Bossung, Joachim W....
ICCAD
2005
IEEE
127views Hardware» more  ICCAD 2005»
16 years 11 days ago
Hardware synthesis from guarded atomic actions with performance specifications
We present a new hardware synthesis methodology for guarded atomic actions (or rules), which satisfies performance-related scheduling specifications provided by the designer. The ...
Daniel L. Rosenband