2852 search results - page 168 / 571 » High Performance Architectures and Compilers |
122
click to vote
ICIP
1994
IEEE
16 years 4 months ago
1994
IEEE
In this paper we present a full-custom VLSI design of highspeed 2-D DCT/IDCT processor based on the new class of time-recursive algorithms and architectures which has never been i...
133
click to vote
VLSID
2002
IEEE
16 years 3 months ago
2002
IEEE
Clock selection has a significant impact on the performance and quality of designs in high-level synthesis. In most synthesis systems, a convenient value of the clock is chosen or...
130
click to vote
ISVLSI
2005
IEEE
15 years 9 months ago
2005
IEEE
The authors present a turbo soft-in soft-out (SISO) decoder based on Max-Log maximum a posteriori (ML-MAP) algorithm implemented with sliding window (SW) method. A novel technique...
137
Voted
ATS
2004
IEEE
15 years 7 months ago
2004
IEEE
TIS (Test Instruction Set) is an instruction level technique for CPU core self-testing. This method is based on enhancing a CPU instruction set with test instructions. TIS replace...
133
Voted
DAGSTUHL
1994
15 years 4 months ago
1994
Abstract. Rampart is a toolkit of protocols to facilitate the development of high-integrity services, i.e., distributed services that retain their availability and correctness desp...