Sciweavers

2852 search results - page 170 / 571
» High Performance Architectures and Compilers
Sort
View
DAC
2008
ACM
16 years 4 months ago
Formal datapath representation and manipulation for implementing DSP transforms
We present a domain-specific approach to representing datapaths for hardware implementations of linear signal transform algorithms. We extend the tensor structure for describing l...
Franz Franchetti, James C. Hoe, Markus Püsche...
ISSS
1995
IEEE
87views Hardware» more  ISSS 1995»
15 years 7 months ago
Industrial experience using rule-driven retargetable code generation for multimedia applications
The increasing usage of Application Specific Instruction Set Processors (ASIPs) in audio and video telecommunications has made strong demands on the rapid availability of dedicat...
Clifford Liem, Pierre G. Paulin, Marco Cornero, Ah...
DATE
2005
IEEE
113views Hardware» more  DATE 2005»
15 years 9 months ago
Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW Architectures
With new sophisticated compiler technology, it is possible to schedule distant instructions efficiently. As a consequence, the amount of exploitable instruction level parallelism...
Anup Gangwar, M. Balakrishnan, Preeti Ranjan Panda...
122
Voted
EUROPAR
1999
Springer
15 years 7 months ago
Building the Teraflops/Petabytes Production Supercomputing Center
In just one decade, the 1990s, supercomputer centers have undergone two fundamental transitions which require rethinking their operation and their role in high performance computin...
Horst D. Simon, William T. C. Kramer, Robert F. Lu...
119
Voted
CGO
2006
IEEE
15 years 9 months ago
Exhaustive Optimization Phase Order Space Exploration
The phase-ordering problem is a long standing issue for compiler writers. Most optimizing compilers typically have numerous different code-improving phases, many of which can be a...
Prasad Kulkarni, David B. Whalley, Gary S. Tyson, ...