Sciweavers

2852 search results - page 17 / 571
» High Performance Architectures and Compilers
Sort
View
CGO
2007
IEEE
15 years 4 months ago
Exploiting Narrow Accelerators with Data-Centric Subgraph Mapping
The demand for high performance has driven acyclic computation accelerators into extensive use in modern embedded and desktop architectures. Accelerators that are ideal from a sof...
Amir Hormati, Nathan Clark, Scott A. Mahlke
CASES
2007
ACM
15 years 1 months ago
Compiler generation from structural architecture descriptions
With increasing complexity of modern embedded systems, the availability of highly optimizing compilers becomes more and more important. At the same time, application specific inst...
Florian Brandner, Dietmar Ebner, Andreas Krall
CASES
2005
ACM
14 years 11 months ago
Compilation techniques for energy reduction in horizontally partitioned cache architectures
Horizontally partitioned data caches are a popular architectural feature in which the processor maintains two or more data caches at the same level of hierarchy. Horizontally part...
Aviral Shrivastava, Ilya Issenin, Nikil Dutt
DATE
2006
IEEE
120views Hardware» more  DATE 2006»
15 years 3 months ago
System-level scheduling on instruction cell based reconfigurable systems
This paper presents a new operation chaining reconfigurable scheduling algorithm (CRS) based on list scheduling that maximizes instruction level parallelism available in distribut...
Ying Yi, Ioannis Nousias, Mark Milward, Sami Khawa...
SBACPAD
2005
IEEE
87views Hardware» more  SBACPAD 2005»
15 years 3 months ago
High Performance Computing in Science and Engineering
Peter W. Haas, Michael M. Resch