2852 search results - page 192 / 571 » High Performance Architectures and Compilers |
144
click to vote
PPOPP
2010
ACM
16 years 25 days ago
2010
ACM
Loop vectorization, a key feature exploited to obtain high performance on Single Instruction Multiple Data (SIMD) vector architectures, is significantly hindered by irregular memo...
109
Voted
ASPLOS
2004
ACM
15 years 9 months ago
2004
ACM
Pipeline flushes are becoming increasingly expensive in modern microprocessors with large instruction windows and deep pipelines. Selective re-execution is a technique that can r...
129
Voted
IEEECIT
2010
IEEE
15 years 2 months ago
2010
IEEE
- The increase of embedded applications complexity has demanded hardware more flexible while providing higher performance. Reconfigurable architectures and stream processing have b...
137
Voted
ET
2007
15 years 3 months ago
2007
In this paper, we focus on reliability, one of the most fundamental and important challenges, in the nanoelectronics environment. For a processor architecture based on the unreliab...
169
Voted
INTEROP
1999
Springer
15 years 7 months ago
1999
Springer
Application systems in the earth observation area can be characterised as distributed, platform-inhomogeneous, complex, and cost intensive information systems. In order to manage t...