2852 search results - page 200 / 571 » High Performance Architectures and Compilers |
132
Voted
IEEEPACT
2007
IEEE
15 years 10 months ago
2007
IEEE
Multi-core processors naturally exploit thread-level parallelism (TLP). However, extracting instruction-level parallelism (ILP) from individual applications or threads is still a ...
145
click to vote
IWAN
2001
Springer
15 years 8 months ago
2001
Springer
Active networks have been recently highlighted as a key enabling technology to obtain immense flexibility in terms of network deployment, configurability, and customized packet pro...
173
Voted
DAC
2006
ACM
16 years 4 months ago
2006
ACM
Recent progress on nanodevices, such as carbon nanotubes and nanowires, points to promising directions for future circuit design. However, nanofabrication techniques are not yet m...
153
click to vote
ISCA
2002
IEEE
15 years 8 months ago
2002
IEEE
This paper presents ReVive, a novel general-purpose rollback recovery mechanism for shared-memory multiprocessors. ReVive carefully balances the conflicting requirements of avail...
123
Voted
ICNP
1998
IEEE
15 years 7 months ago
1998
IEEE
To construct high performance Web servers, system builders are increasingly turning to distributed designs. An important challenge that arises in such designs is the need to direc...