Sciweavers

2852 search results - page 229 / 571
» High Performance Architectures and Compilers
Sort
View
ISCAS
2005
IEEE
159views Hardware» more  ISCAS 2005»
15 years 9 months ago
A low power FPGA routing architecture
— Significant headway has been made in logic density and performance of FPGAs in the past decade. Power efficiency of FPGA architectures is arguably the next most important crite...
Somsubhra Mondal, Seda Ogrenci Memik
213
Voted
SIGOPS
2011
255views Hardware» more  SIGOPS 2011»
14 years 10 months ago
Bridging functional heterogeneity in multicore architectures
Heterogeneous processors that mix big high performance cores with small low power cores promise excellent single– threaded performance coupled with high multi–threaded through...
Dheeraj Reddy, David A. Koufaty, Paul Brett, Scott...
ICC
2008
IEEE
139views Communications» more  ICC 2008»
15 years 10 months ago
Enabling Flexible Packet Filtering Through Dynamic Code Generation
— Despite its efficiency, the general approach of hardcoding protocol format descriptions in packet processing applications suffers from many limitations. Among the others, the l...
Olivier Morandi, Fulvio Risso, Mario Baldi, Andrea...
143
Voted
HPCC
2005
Springer
15 years 9 months ago
A Hybrid Web Server Architecture for Secure e-Business Web Applications
Nowadays the success of many e-commerce applications, such as on-line banking, depends on their reliability, robustness and security. Designing a web server architecture that keep...
Vicenç Beltran, David Carrera, Jordi Guitar...
DAC
2009
ACM
16 years 4 months ago
Dynamic thermal management via architectural adaptation
Exponentially rising cooling/packaging costs due to high power density call for architectural and software-level thermal management. Dynamic thermal management (DTM) techniques co...
Ramkumar Jayaseelan, Tulika Mitra