2852 search results - page 231 / 571 » High Performance Architectures and Compilers |
154
click to vote
DATE
2007
IEEE
15 years 10 months ago
2007
IEEE
Current day network processors incorporate several architectural features including symmetric multi-processing (SMP), block multi-threading, and multiple memory elements to suppor...
103
click to vote
HPCN
1995
Springer
15 years 7 months ago
1995
Springer
The Mermaid project focuses on the construction of simulation models for MIMD multi-computers in order to evaluate them and to give estimates of the system’s performance. A multi...
ASPDAC
2005
ACM
15 years 5 months ago
2005
ACM
– We propose a System-on-Chip (SoC) architecture for reconfigurable applications based on the AMBA HighSpeed Bus (AHB). The architecture features multiple low-area flyby DMA bloc...
119
click to vote
NETWORKING
2004
15 years 5 months ago
2004
This paper performs a comparative evaluation of two QoS architectures, RSVP Reservation Aggregation and Scalable ReservationBased QoS, aimed at providing QoS levels similar to the ...
140
click to vote
HPCA
2001
IEEE
16 years 4 months ago
2001
IEEE
This paper presents an algorithm to automatically map code on a generic intelligent memory system that consists of a host processor and a simpler memory processor. To achieve high...