Sciweavers

2852 search results - page 245 / 571
» High Performance Architectures and Compilers
Sort
View
IPPS
1997
IEEE
15 years 8 months ago
Cyclic Networks: A Family of Versatile Fixed-Degree Interconnection Architectures
In this paper, we propose a new family of interconnection networks, called cyclic networks (CNs), in which an intercluster connection is defined on a set of nodes whose addresses...
Chi-Hsiang Yeh, Behrooz Parhami
ICUMT
2009
15 years 1 months ago
On the architecture and the design of P2P live streaming system schedulers
-- In this paper we analyze P2P live streaming systems. Through this analysis we obtain the crucial parameters for their performance in terms of bandwidth utilization, set-up time,...
Athanasios Christakidis, Nikolaos Efthymiopoulos, ...
169
Voted
ICEIS
2000
IEEE
15 years 8 months ago
Architectural Considerations with Distributed Computing
We understand distributed systems as a collection of distributed computation resources that work together as one harmonious system. It is the great achievement of computer network...
Yibing Wang, Robert M. Hyatt, Barrett R. Bryant
GLVLSI
2010
IEEE
210views VLSI» more  GLVLSI 2010»
15 years 9 months ago
Overscaling-friendly timing speculation architectures
Processors have traditionally been designed for the worst-case, resulting in designs that have high yields, but are expensive in terms of area and power. Better-than-worst-case (B...
John Sartori, Rakesh Kumar
CASES
2008
ACM
15 years 6 months ago
Efficiency and scalability of barrier synchronization on NoC based many-core architectures
Interconnects based on Networks-on-Chip are an appealing solution to address future microprocessor designs where, very likely, hundreds of cores will be connected on a single chip...
Oreste Villa, Gianluca Palermo, Cristina Silvano