Sciweavers

2852 search results - page 270 / 571
» High Performance Architectures and Compilers
Sort
View
LCTRTS
2004
Springer
15 years 9 months ago
Spinach: a liberty-based simulator for programmable network interface architectures
This paper presents Spinach, a new simulator toolset specifically designed to target programmable network interface architectures. Spinach models both system components that are ...
Paul Willmann, Michael Brogioli, Vijay S. Pai
VLDB
1998
ACM
120views Database» more  VLDB 1998»
15 years 8 months ago
KODA - The Architecture And Interface of a Data Model Independent Kernel
In this paper we describe the architecture and interface of KODA, a production strength database kernel. KODA is unique in the industry in its ability to support two different dat...
Gopalan Arun, Ashok Joshi
OOPSLA
2010
Springer
15 years 2 months ago
Hera-JVM: a runtime system for heterogeneous multi-core architectures
Heterogeneous multi-core processors, such as the IBM Cell processor, can deliver high performance. However, these processors are notoriously difficult to program: different cores...
Ross McIlroy, Joe Sventek
ISCA
2005
IEEE
172views Hardware» more  ISCA 2005»
15 years 9 months ago
An Ultra Low Power System Architecture for Sensor Network Applications
Recent years have seen a burgeoning interest in embedded wireless sensor networks with applications ranging from habitat monitoring to medical applications. Wireless sensor networ...
Mark Hempstead, Nikhil Tripathi, Patrick Mauro, Gu...
GLVLSI
2007
IEEE
166views VLSI» more  GLVLSI 2007»
15 years 8 months ago
Efficient pipelining for modular multiplication architectures in prime fields
This paper presents a pipelined architecture of a modular Montgomery multiplier, which is suitable to be used in public key coprocessors. Starting from a baseline implementation o...
Nele Mentens, Kazuo Sakiyama, Bart Preneel, Ingrid...