Sciweavers

2852 search results - page 291 / 571
» High Performance Architectures and Compilers
Sort
View
HOTNETS
2010
14 years 11 months ago
Proteus: a topology malleable data center network
Full-bandwidth connectivity between all servers of a data center may be necessary for all-to-all traffic patterns, but such interconnects suffer from high cost, complexity, and en...
Ankit Singla, Atul Singh, Kishore Ramachandran, Le...
ASAP
2003
IEEE
107views Hardware» more  ASAP 2003»
15 years 9 months ago
Energy Aware Register File Implementation through Instruction Predecode
The register file is a power-hungry device in modern architectures. Current research on compiler technology and computer architectures encourages the implementation of larger dev...
José L. Ayala, Marisa Luisa López-Va...
COOPIS
2003
IEEE
15 years 9 months ago
Re-factoring Middleware Systems: A Case Study
Abstract. Aspect oriented programming brings us new design perspectives since it permits the superimpositions of multiple abstraction models on top of one another. It is a very pow...
Charles Zhang, Hans-Arno Jacobsen
MICRO
1998
IEEE
139views Hardware» more  MICRO 1998»
15 years 8 months ago
A Dynamic Multithreading Processor
We present an architecture that features dynamic multithreading execution of a single program. Threads are created automatically by hardware at procedure and loop boundaries and e...
Haitham Akkary, Michael A. Driscoll
134
Voted
HIPEAC
2010
Springer
15 years 8 months ago
Accelerating XML Query Matching through Custom Stack Generation on FPGAs
Abstract. Publish-subscribe systems present the state of the art in information dissemination to multiple users. Such systems have evolved from simple topic-based to the current XM...
Roger Moussalli, Mariam Salloum, Walid A. Najjar, ...