6 search results - page 2 / 2 » High Performance Architectures and Compilers |
136
click to vote
ISVLSI
2007
IEEE
15 years 7 months ago
2007
IEEE
— We present a performance analysis of CoDeL, a highly efficient automated clock gating platform for rapidly developing power efficient hardware architectures. It automatically...