Sciweavers

2852 search results - page 305 / 571
» High Performance Architectures and Compilers
Sort
View
CASES
2005
ACM
15 years 6 months ago
Optimizing stream programs using linear state space analysis
Digital Signal Processing (DSP) is becoming increasingly widespread in portable devices. Due to harsh constraints on power, latency, and throughput in embedded environments, devel...
Sitij Agrawal, William Thies, Saman P. Amarasinghe
DATE
1999
IEEE
120views Hardware» more  DATE 1999»
15 years 8 months ago
Hardware Synthesis from C/C++ Models
Software programming languages, such as C/C++, have been used as means for specifying hardware for quite a while. Different design methodologies have exploited the advantages of f...
Giovanni De Micheli
IEEEPACT
2005
IEEE
15 years 10 months ago
HUNTing the Overlap
Hiding communication latency is an important optimization for parallel programs. Programmers or compilers achieve this by using non-blocking communication primitives and overlappi...
Costin Iancu, Parry Husbands, Paul Hargrove
APCSAC
2007
IEEE
15 years 10 months ago
A Power-Aware Alternative for the Perceptron Branch Predictor
Abstract. The perceptron predictor is a highly accurate branch predictor. Unfortunately this high accuracy comes with high complexity. The high complexity is the result of the larg...
Kaveh Aasaraai, Amirali Baniasadi
DAC
1998
ACM
16 years 5 months ago
WELD - An Environment for Web-based Electronic Design
Increasing size and geographical separation of design data and teams has created a need for a network-based electronic design environment that is scaleable, adaptable, secure, hig...
Francis L. Chan, Mark D. Spiller, A. Richard Newto...