Sciweavers

2852 search results - page 317 / 571
» High Performance Architectures and Compilers
Sort
View
IM
2003
15 years 5 months ago
Facilitating Efficient and Reliable Monitoring through HAMSA
: Monitoring is a fundamental building block of any network management system. It is needed to ensure that the network operates within the required parameters, and to account for u...
David Breitgand, Danny Dolev, Danny Raz, Gleb Shav...
ICC
2008
IEEE
126views Communications» more  ICC 2008»
15 years 11 months ago
Backlog Aware Scheduling for Large Buffered Crossbar Switches
—A novel architecture was proposed in [1] to address scalability issues in large, high speed packet switches. The architecture proposed in [1], namely OBIG (output buffers with i...
Aditya Dua, Benjamin Yolken, Nicholas Bambos, Wlad...
ICDE
2006
IEEE
206views Database» more  ICDE 2006»
16 years 5 months ago
Query Co-Processing on Commodity Hardware
The rapid increase in the data volumes for the past few decades has intensified the need for high processing power for database and data mining applications. Researchers have acti...
Anastassia Ailamaki, Naga K. Govindaraju, Dinesh M...
CODES
2004
IEEE
15 years 8 months ago
A loop accelerator for low power embedded VLIW processors
The high transistor density afforded by modern VLSI processes have enabled the design of embedded processors that use clustered execution units to deliver high levels of performan...
Binu K. Mathew, Al Davis
SIGGRAPH
2009
ACM
15 years 11 months ago
PCCD: parallel continuous collision detection
We present a novel parallel continuous collision detection (PCCD) method to utilize the widely available multi-core CPU architecture. Our method works with a wide variety of defor...
Duksu Kim, Jae-Pil Heo, Sung-Eui Yoon