Sciweavers

2852 search results - page 335 / 571
» High Performance Architectures and Compilers
Sort
View
125
Voted
HPCA
2009
IEEE
16 years 5 months ago
Criticality-based optimizations for efficient load processing
Some instructions have more impact on processor performance than others. Identification of these critical instructions can be used to modify and improve instruction processing. Pr...
Samantika Subramaniam, Anne Bracy, Hong Wang 0003,...
WWW
2003
ACM
16 years 5 months ago
Application specific data replication for edge services
The emerging edge services architecture promises to improve the availability and performance of web services by replicating servers at geographically distributed sites. A key chal...
Lei Gao, Michael Dahlin, Amol Nayate, Jiandan Zhen...
CACM
2011
125views more  CACM 2011»
14 years 11 months ago
Sora: high-performance software radio using general-purpose multi-core processors
This paper presents Sora, a fully programmable software radio platform on commodity PC architectures. Sora combines the performance and fidelity of hardware SDR platforms with th...
Kun Tan, He Liu, Jiansong Zhang, Yongguang Zhang, ...
TIP
2002
116views more  TIP 2002»
15 years 4 months ago
Optimization and implementation of the integer wavelet transform for image coding
Abstract--This paper deals with the design and implementation of an image transform coding algorithm based on the integer wavelet transform (IWT). First of all, criteria are propos...
Marco Grangetto, Enrico Magli, Maurizio Martina, G...
EGH
2004
Springer
15 years 10 months ago
Mio: fast multipass partitioning via priority-based instruction scheduling
Real-time graphics hardware continues to offer improved resources for programmable vertex and fragment shaders. However, shader programmers continue to write shaders that require ...
Andrew Riffel, Aaron E. Lefohn, Kiril Vidimce, Mar...