Sciweavers

2852 search results - page 346 / 571
» High Performance Architectures and Compilers
Sort
View
HPCA
2008
IEEE
15 years 11 months ago
Speculative instruction validation for performance-reliability trade-off
With reducing feature size, increasing chip capacity, and increasing clock speed, microprocessors are becoming increasingly susceptible to transient (soft) errors. Redundant multi...
Sumeet Kumar, Aneesh Aggarwal
160
Voted
AAECC
2007
Springer
111views Algorithms» more  AAECC 2007»
15 years 4 months ago
When cache blocking of sparse matrix vector multiply works and why
Abstract. We present new performance models and a new, more compact data structure for cache blocking when applied to the sparse matrixvector multiply (SpM×V) operation, y ← y +...
Rajesh Nishtala, Richard W. Vuduc, James Demmel, K...
TPDS
2002
198views more  TPDS 2002»
15 years 4 months ago
Orthogonal Striping and Mirroring in Distributed RAID for I/O-Centric Cluster Computing
This paper presents a new distributed disk-array architecture for achieving high I/O performance in scalable cluster computing. In a serverless cluster of computers, all distribute...
Kai Hwang, Hai Jin, Roy S. C. Ho
150
Voted
PARA
2000
Springer
15 years 8 months ago
Runtime Adaptation of an Iterative Linear System Solution to Distributed Environments
Abstract. Distributed cluster environments are becoming popular platforms for high performance computing in lieu of single-vendor supercomputers. However, the reliability and susta...
Masha Sosonkina
DOCENG
2004
ACM
15 years 10 months ago
Logic-based XPath optimization
XPath [16] was introduced by the W3C as a standard language for specifying node selection, matching conditions, and for computing values from an XML document. XPath is now used in...
Pierre Genevès, Jean-Yves Vion-Dury