Sciweavers

2852 search results - page 347 / 571
» High Performance Architectures and Compilers
Sort
View
HPCC
2009
Springer
15 years 9 months ago
On Instruction-Level Method for Reducing Cache Penalties in Embedded VLIW Processors
Usual cache optimisation techniques for high performance computing are difficult to apply in embedded VLIW applications. First, embedded applications are not always well structur...
Samir Ammenouche, Sid Ahmed Ali Touati, William Ja...
157
Voted
HPDC
2000
IEEE
15 years 9 months ago
dQUOB: Managing Large Data Flows using Dynamic Embedded Queries
The dQUOB system satis es client need for speci c information from high-volume data streams. The data streams we speak of are the ow of data existing during large-scale visualizat...
Beth Plale, Karsten Schwan
157
Voted
TC
2011
14 years 11 months ago
StageNet: A Reconfigurable Fabric for Constructing Dependable CMPs
—CMOS scaling has long been a source of dramatic performance gains. However, semiconductor feature size reduction has resulted in increasing levels of operating temperatures and ...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Scott ...
ICCD
2005
IEEE
165views Hardware» more  ICCD 2005»
16 years 1 months ago
Applying Resource Sharing Algorithms to ADL-driven Automatic ASIP Implementation
Presently, Architecture Description Languages (ADLs) are widely used to raise the abstraction level of the design space exploration of Application Specific Instruction-set Proces...
Ernst Martin Witte, Anupam Chattopadhyay, Oliver S...
APSEC
2002
IEEE
15 years 9 months ago
Evaluating the Scalability of Enterprise JavaBeans Technology
One of the major problems in building large-scale distributed systems is to anticipate the performance of the eventual solution before it has been built. This problem is especiall...
Yan (Jenny) Liu, Ian Gorton, Anna Liu, Shiping Che...