Sciweavers

2852 search results - page 358 / 571
» High Performance Architectures and Compilers
Sort
View
DAC
1998
ACM
16 years 5 months ago
Multi-Pad Power/Ground Network Design for Uniform Distribution of Ground Bounce
This paper presents a method for power and ground (p/g) network routing for high speed CMOS chips with multiple p/g pads. Our objective is not to reduce the total amount of the gr...
Jaewon Oh, Massoud Pedram
ISCAS
2008
IEEE
89views Hardware» more  ISCAS 2008»
15 years 11 months ago
Multi-loop efficient sturdy MASH delta-sigma modulators
— An extended version of sturdy MASH delta-sigma modulators is presented in this paper. Improved performance is achieved using in-band zero optimization. The challenges towards h...
Nima Maghari, Un-Ku Moon
85
Voted
ISCAS
2007
IEEE
119views Hardware» more  ISCAS 2007»
15 years 11 months ago
SiGe IC- based mm-wave imager
—Millimeter-wave radiation and detection offers the possibility of detecting concealed weapons. Passive imaging measures the mm-wave radiation emitted from target objects. A pass...
Helen Kim, Sean Duffy, Jeff Herd, Charles Sodini
FPL
2005
Springer
113views Hardware» more  FPL 2005»
15 years 10 months ago
Ziggurat-based Hardware Gaussian Random Number Generator
An architecture and implementation of a high performance Gaussian random number generator (GRNG) is described. The GRNG uses the Ziggurat algorithm which divides the area under th...
Guanglie Zhang, Philip Heng Wai Leong, Dong-U Lee,...
ACL
2003
15 years 6 months ago
Integrated Shallow and Deep Parsing: TopP Meets HPSG
We present a novel, data-driven method for integrated shallow and deep parsing. Mediated by an XML-based multi-layer annotation architecture, we interleave a robust, but accurate ...
Anette Frank, Markus Becker, Berthold Crysmann, Be...