Sciweavers

2852 search results - page 383 / 571
» High Performance Architectures and Compilers
Sort
View
ISCAS
2005
IEEE
191views Hardware» more  ISCAS 2005»
15 years 10 months ago
Behavioural modeling and simulation of a switched-current phase locked loop
Recent work has shown that the use of switched current methods can provide an effective route to implementation of analog IC functionality using a standard digital CMOS process. Fu...
Peter R. Wilson, Reuben Wilcock
DAC
2008
ACM
16 years 5 months ago
Stochastic modeling of a thermally-managed multi-core system
Achieving high performance under a peak temperature limit is a first-order concern for VLSI designers. This paper presents a new model of a thermally-managed system, where a stoch...
Hwisung Jung, Peng Rong, Massoud Pedram
ICDCS
2003
IEEE
15 years 10 months ago
An Integrated Resource Sharing Policy for Multimedia Storage Servers Based on Network-Attached Disks
In this paper, we propose using the network-attached disk (NAD) architecture to design highly scalable and cost-effective multimedia-on-demand (MOD) servers. In order to ensure en...
Nabil J. Sarhan, Chita R. Das
ICCAD
2008
IEEE
97views Hardware» more  ICCAD 2008»
16 years 1 months ago
Integrated code and data placement in two-dimensional mesh based chip multiprocessors
— As transistor sizes continue to shrink and the number of transistors per chip keeps increasing, chip multiprocessors (CMPs) are becoming a promising alternative to remain on th...
Taylan Yemliha, Shekhar Srikantaiah, Mahmut T. Kan...
VEE
2009
ACM
146views Virtualization» more  VEE 2009»
15 years 11 months ago
Demystifying magic: high-level low-level programming
r of high-level languages lies in their abstraction over hardware and software complexity, leading to greater security, better reliability, and lower development costs. However, o...
Daniel Frampton, Stephen M. Blackburn, Perry Cheng...