Sciweavers

2852 search results - page 423 / 571
» High Performance Architectures and Compilers
Sort
View
ACMSE
2010
ACM
15 years 3 months ago
Visualization of the CreSIS Greenland data sets
The Center for Remote Sensing of Ice Sheets (CReSIS) has been compiling Greenland ice sheet thickness data since 1993. The airborne program utilizes a 150 MHz radar echo sounder to...
Shaketia L. McCoy, Michael Austin, Frensha Slaught...
MSWIM
2004
ACM
15 years 10 months ago
IEEE 802.11 rate adaptation: a practical approach
Today, three different physical (PHY) layers for the IEEE 802.11 WLAN are available (802.11a/b/g); they all provide multi-rate capabilities. To achieve a high performance under v...
Mathieu Lacage, Mohammad Hossein Manshaei, Thierry...
DAC
2008
ACM
16 years 6 months ago
DVFS in loop accelerators using BLADES
Hardware accelerators are common in embedded systems that have high performance requirements but must still operate within stringent energy constraints. To facilitate short time-t...
Ganesh S. Dasika, Shidhartha Das, Kevin Fan, Scott...
PDP
2010
IEEE
15 years 9 months ago
Energy-Efficient Hardware Prefetching for CMPs Using Heterogeneous Interconnects
In the last years high performance processor designs have evolved toward Chip-Multiprocessor (CMP) architectures that implement multiple processing cores on a single die. As the nu...
Antonio Flores, Juan L. Aragón, Manuel E. A...
CDES
2006
158views Hardware» more  CDES 2006»
15 years 6 months ago
A Double Precision Floating Point Multiplier Suitably Designed for FPGAs and ASICs
In this paper, a double precision IEEE 754 floating-point multiplier with high speed and low power is presented. The bottleneck of any double precision floatingpoint multiplier des...
Himanshu Thapliyal, Vishal Verma, Hamid R. Arabnia